



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/806,052	03/22/2004	Uway Tseng	P910146CIP	1518

7590 08/04/2005
Kenton R. Mullins
Stout, Uxa, Buyan & Mullins, LLP
Suite 300
4 Venture
Irvine, CA 92618

EXAMINER

BOOTH, RICHARD A

ART UNIT	PAPER NUMBER
----------	--------------

2812

DATE MAILED: 08/04/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/806,052

Applicant(s)

TSENG ET AL.

Examiner

Richard A. Booth

Art Unit

2812

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 23 May 2005.
- 2a) ☒ This action is FINAL. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-16 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-16 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☐ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date _____
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: _____

DETAILED ACTION

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Claims 1-3, 5-7, 10, and 15-16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Keller et al., U.S. Patent 5,985,719 in view of Wada et al., U.S. Patent 5,087,584.

Keller et al. shows the invention as claimed including a method for forming a memory device, comprising: providing a stacked structure on a substrate 32, the stacked structure comprising a first dielectric 36, a floating gate 37, a second dielectric 38, and a control gate 39; forming a liner dielectric layer 42 that extends in a direction

substantially parallel to the control gate on sidewalls of the stacked structure; and forming a barrier layer 44 on at least part of the liner dielectric layer (see figs. 3-7 and col. 4-line 35 to col. 5-line 34).

Keller et al. does not expressly disclose the liner direction extending in a direction transverse to a bit line.

Wada et al. discloses forming source and drain bitlines (30,31,32) extending in a direction transverse to a floating gate 21 and control gate 23 (see figs. 7-9 and col. 5-line 66 to col. 8-line 12). In view of this disclosure, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Keller et al. so as to form the liner transverse to the bitline because Wada et al. shows that it is conventional memory architecture to have the floating and control gate stack transverse to the bitline.

Concerning claim 2, note that in Keller et al. the providing of a stacked structure on a substrate 32 comprises: forming a first dielectric layer 36 on the substrate 32; forming a floating gate 37 on the first dielectric layer 36; forming a second dielectric layer 37 on the floating gate 36; and forming a control gate 39 on the second dielectric layer.

With respect to claim 3, note that in Keller et al. the barrier layer is a silicon nitride layer (see col. 4-lines 65-66).

Regarding claim 5, note that the liner dielectric 42 in Keller et al. is formed by performing thermal oxidation (see col. 4-lines 50-53).

Concerning claim 6, note that the barrier layer of silicon nitride in Keller et al. can be formed by chemical vapor deposition (see col. 4-lines 62-63).

With respect to claims 15-16, note that the liner dielectric 42 and the barrier layer 44 in Keller et al. are formed to extend over some source/drain regions and not to extend over other source/drain regions (see fig. 7).

Furthermore, Keller et al. and Wada et al. are applied as above but fail to expressly disclose wherein the silicon nitride layer is either greater than ten angstroms or greater than thirty angstroms. However, Keller et al. discloses the silicon nitride layer to be in a range from 50 to 200 angstroms (see col. 4-line 67) and therefore a prima facie case of obviousness exists because In the case where the claimed ranges "overlap or lie inside ranges disclosed by the prior art" a prima facie case of obviousness exists. In re Wertheim, 541 F.2d 257, 191 USPQ 90 (CCPA 1976); In re Woodruff, 919 F.2d 1575, 16 USPQ2d 1934 (Fed. Cir. 1990).

Claim 4 is rejected under 35 U.S.C. 103(a) as being unpatentable over Keller et al., U.S. Patent 5,985,719 in view of Wada et al., U.S. Patent 5,087,584 as applied to claims 1-3, 5-7, 10 and 15-16 above, and further in view of Kokubu, U.S. Patent 6,200,858.

Keller et al. and Wada et al. are applied as above but fails to expressly disclose an oxide spacer on the nitride barrier layer.

Kokubu discloses forming an oxide spacer 9 on the nitride barrier layer 8 (see fig. 1 and col. 2-line 65 to col. 3-line 58). In view of this disclosure, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Keller et al. modified by Wada et al. so as to form an oxide spacer over the nitride barrier layer as suggested by Kokubu because in such a way leakage of carriers through the sidewalls of the memory device can be suppressed.

Claims 8-9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Keller et al., U.S. Patent 5,985,719 in view of Wada et al., U.S. Patent 5,087,584 as applied to claims 1-3, 5-7, 10 and 15-16 above, and further in view of Tay et al., US 2002/0009900.

Keller et al. and Wada et al. show the invention as explained above but fail to expressly disclose wherein the forming of the silicon nitride layer comprises performing nitridation using rapid thermal processing in the presence of diatomic nitrogen or nitrous oxide.

Tay et al. discloses heating an oxide film in a RTP chamber in the presence of a nitrogen containing gas such as diatomic nitrogen or nitrous oxide so that a nitrogen containing layer forms on the surface (see paragraphs 0034-0037). In view of this disclosure, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Keller et al. and Wada et al. to form the nitride barrier layer as suggested by Tay et al. because this is shown to be a suitable method in which to form a nitride layer on an oxide layer.

Claims 11-12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Keller et al., U.S. Patent 5,985,719 in view of Wada et al., U.S. Patent 5,087,584 and further in view of Tay et al as applied to claims 8-9 above, and further in view of Ma et al., U.S. Patent 6,207,586.

Keller et al., Wada et al., and Tay et al. are applied as above but fail to expressly disclose forming the silicon nitride layer by subjecting the liner dielectric layer to nitrogen plasma.

Ma et al. discloses exposing an oxide layer 14 with a plasma containing diatomic nitrogen atmosphere to form a nitride layer 16 (see col. 6-line 16 to col. 7-line 35). In view of this disclosure, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Keller et al. modified by Wada et al. and Tay et al. so as to form the nitrogen layer as suggested by Ma et al. because this is shown to be a suitable method to create a nitride layer from an oxide layer.

Regarding the thickness of the nitride layer, Keller et al. discloses the silicon nitride layer to be in a range from 50 to 200 angstroms (see col. 4-line 67) and therefore a prima facie case of obviousness exists because In the case where the claimed ranges "overlap or lie inside ranges disclosed by the prior art" a prima facie case of obviousness exists. In re Wertheim, 541 F.2d 257, 191 USPQ 90 (CCPA 1976); In re Woodruff, 919 F.2d 1575, 16 USPQ2d 1934 (Fed. Cir. 1990).

Claims 13-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Keller et al., U.S. Patent 5,985,719 in view of Wada et al., U.S. Patent 5,087,584 as applied to claims 1-3, 5-7, 10 and 15-16 above, and further in view of Gill, U.S. Patent 5,420,060.

Keller et al. and Wada et al. are applied as above but fails to expressly disclose the second dielectric comprising a lower layer of insulator material, a middle layer of charge trapping material, and an upper layer of insulator material.

Gill discloses forming the second dielectric layer 11 in the claimed manner by forming the upper and lower layers of oxide material and the middle layer of nitride material (see col. 5-lines 31-33). In view of this disclosure, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify the process of Keller et al. modified by Wada et al. so as to form the oxide-nitride-oxide structure between the floating and control gates of Keller et al. because Gill shows such a layer is a suitable material to be used between floating and control gates in a memory structure.

Response to Arguments

Applicant's arguments with respect to claims 1-16 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion


Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Richard A. Booth whose telephone number is (571) 272-1668. The examiner can normally be reached on Monday-Thursday from 7:30-6:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Lebentritt can be reached on (571) 272-1873. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



Richard A. Booth
Primary Examiner
Art Unit 2812

July 28, 2005